

Fig. 14




Fig. 1B

0		
1 2		7 8
A (DQ15) (Vss)		(Vcc) (DQ0)
B (DQ14) (VssQ)	400	(Par)
B (DQ14) (VSSQ)	<u>160</u>	(VccQ) (DQ1)
C (VccQ) (DQ13)		(DQ2) (VssQ)
D (DQ11) (DQ12)		(DQ3) (DQ4)
E (DQ10) (VssQ)		(VccQ) (DQ5)
F (VccQ) (DQ9)		(DQ6) (VssQ)
G (NC) (DQ8)		(DOZ) (NO)
d No Da		(DQ7) (NC)
H (NC) (Vss)		(Vcc) (DQML)
J (NC) DOMH		(WE#) (CAS#)
K (RP#) (CLK)		(RAS#) (NC)
L (VccP) (CKE)		(NC) (CS#)
M (A11) (A9)		(BA1) (BA0)
N (A8) (A7)		(A0) (A10)
P (A6) (A5)		(A2) (A1)
R (A4) (Vss)		(Vcc) (A3)
Saure Saure		Suprime Suprime

Fig. 1C

Fig. 2A Fig. 2B
Fig. 2




Fig. 2A





Fig. 2B







Fig. 4








Fig. 6




NOTE: Each READ command may be to either bank. DQM is LOW.

Fig. 7



NOTE: Each READ command may be to either bank. DQM is LOW.

Fig. 8



NOTE: A CAS latency of three is used for illustration The READ command may be to any bank, and the WRITE command may be to any bank. If a CAS latency of one is used, then DQM is not required.

DON'T CARE

Fig. 9




Fig. 10





Fig. 11



NOTE: A CAS latency of two is used for illustration. The WRITE command may be to any bank and the READ command may be to any bank. DQM is LOW. A READ to the bank undergoing the WRITE ISM operation may output invalid data. For more details, refer to Truth Tables 4 and 5.

DON'T CARE

Fig. 12




Fig. 13




Fig. 14

## ADDRESS RANGE

Bart Row Control					
	333333333 2222222	FFF FFH C00 00H	256K-Word Block 15 210		
Bank 3	3	BFF   800	FFH OOH	256K-Word Block 14	
Bar	3	7FF 400	FFH OOH	256K-Word Block 13	
	3	3FF 000	FFH 00H	256K-Word Block 12	
	2	FFF C00	FFH 00H	256K-Word Block 11	
表 0	2	BFF   800	FFH 00H	256K-Word Block 10	
Bank 2	2	7FF 400	00H	256K-Word Block 9	
	2	3FF 000	FFH 00H	256K-Word Block 8	
	1	FFF C00	FFH 00H	256K-Word Block 7	
- -	1	BFF 800	FFH 00H	256K-Word Block 6	
Bank 1	1	7FF 400	FFH 00H	256K-Word Block 5	
	1	3FF 000	FFH 00H	256K-Word Block 4	
	0 0	FFF C00	FFH 00H	256K-Word Block 3	
0 >	Ŏ	BFF 800	FFH 00H	256K-Word Block 2	
Bank 0	0	7FF 400	FFH 00H	256K-Word Block 1	
	0	3FF 000	FFH 00H	256K-Word Block 0 220	
Word-wide (x16)					
Software Lock = Hardware-Lock Sectors RP# = Vhh to unprotect if either the block protect or device protect bit is set.					
Software Lock = Hardware-Lock Sectors RP# = Vcc to unprotect but must be VHH if the device protect bit is set.					

See BLOCK PROTECT/UNPROTECT SEQUENCE for detailed information.

Fig. 15




Fig. 16




Fig. 17




Fig. 18




Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23









Fig. 24














 $\mathcal{F}$ ig. 30




Fig. 31

